ISSN: 0974-2115
www.jchps.com Journal of Chemical and Pharmaceutical Sciences

Op-Amp Design Using Finfets

S. Rajesh, Dr. M. Sundararajan*
Department of ECE, Bharath University, Chennai.
***Corresponding author: E-Mail:msrajan69@gmail.com**

ABSTRACT

According to Moore's Law the size of transistors decrease every 18 months. The current planar MOSFET's are confronting a great deal of issues chiefly, unreasonable power dissipation and sub-threshold leakages when downsizing the transistor sizes. To conquer these issues we go for the following period innovation called FINFET's. In this paper a brief portrayal of FINFET's is done and was utilized to outline a Two-stage Fully Differential Telescopic OP-AMP. The outline was finished high pick up of 80dB and stage edge of 75 degree. The OP-AMP was tested for stability under all PVT conditions for its usefulness. The power prerequisite is constrained to 0.8mWatts.

KEY WORDS*:* FINFETs, Telescopic OP-AMP, Loop Gain, Phase Margin, CMFB, Stability.

1. INTRODUCTION

As the Silicon based CMOS gadgets are ceaselessly downsizing, the second order effects like Short Channel Effects are turning out to be more dominating in the blink of an eye. What's more, the increment in the sub-threshold spillage is the real downside of scaling. Different effects like oxide thickness, gate dielectric are getting to be issue to downsize CMOS. The proceeded with troubles in scaling require examination of option gadgets. A 3D like Structure gadget called FinFET appeared in Fig. 1 is presented in 14nm outlines with the enhanced performance and power dissipation. The smaller and faster with low sub-threshold spillage is the principle point of preference of FinFET's.



Figure.1. FINFET Structure 3D View.

In this paper the FinFET characteristics and Advantages are discussed in section 2. The Amplifier design of the two stage Fully Differential OP-AMP is done in Section 3. The Simulation Results is shown in Section 4 followed by conclusion in Section 5.

FINFET: A FinFET is a multi-gate gadget which fuses more than one gate into a solitary gadget. The various gates may be controlled by a solitary gate cathode, or by autonomous gate anodes, wherein the different gate, surfaces act electrically as a solitary gate. There is right around 20% to 55% change in the performance relying upon the working voltage (reproduction Results).

In spite of the fact that the FinFET developed with the same layers, the 3D Structure of it has numerous included favorable circumstances.

- Intrinsically works at low VDD.
- Lowest off-stage spillage.
- Lower power utilization.
- Fin stature assumes part of device width.
- Double-gate bears better scaling.
- Device widths get to be quantized by means of number of balances.
- Improved versatility.
- Smaller and Faster.
- Improved switching characteristics

Operation of FinFET's: The channel in the middle of source and drain is constructed as a three Dimensional bar on top of the silicon substrate, called FIN which frames the body of the gadget. The gate anode is then wrapped around the channel, so that there can be shaped a few gate cathodes on every side which prompts diminished spillage effects and an improved drive current.

The extra gate control empowers however much transistor current flowing as could be expected when the transistor is in the ON state, and as near zero as would be prudent when it is in OFF state, and empowers the transistor to switch immediately between the two states because of enhanced sub-threshold slope and reversal layer range gives higher drive currents.

Characteristics of FinFET's: The more extreme sub-threshold slope can likewise be utilized to focus on a lower threshold voltage, allowing the transistors to work at lower voltage to lessen power and/or enhance exchanging speed as appeared in Fig. 2 and Fig. 3.

Tri-Gate transistors give enhanced performance at high voltage and a remarkable performance pick up at low voltage. It can work at lower voltage with great performance, diminishing dynamic power by more noteworthy than half.

Amplifier Design: Using the FinFET's we build a two stage Fully Differential Telescopic OP-AMP as shown in Fig. 4. The op-amp design can be split up into three parts namely Bias network, Op-amp and the Common mode feedback (CMFB) network.



Figure.2. Id – Vg Curve.

For sizing the FinFET's a β ration of 1 is considered throughout the design. The sizing of the FET's are done in such a way that VDSAT are minimum. The channel lengths vary from 100nm to 200 nm. Supply voltage of 1.5 V was used. A current reference of 20 μA is used.



Figure.3. FINFET Gate Delay.

Two Stage Fully Differential Telescopic OP-AMP: The length of the reflecting FET's M9, 10, 11 are kept the same as that of M16so as to get most extreme reflecting precision. The length of the information FET's M7, 8are set to least in light of the fact that this expands the rate with which the operation amp can sense the adjustments in the data. FET's in the cascode part M1, 2, 3, 4can be estimated to have the same current drive. They can be changed to get the required addition. The two branches of the operation - amp are precisely symmetric, which makes a current of 40μA flowing through each of them in the first stage. A large portion of the drive of every branch of the first stage is driven from CMFB and the half from the predisposition voltage for better solidness. The primary stage searches for the general increase of the OP-AMP and the second stage investigates the swing. All the FET's are measured in a manner that they stay in immersion at all corners and temperature varieties.

The aggregate power utilization of the entire circuit including the inclination and CMFB is 785.65μW which is lesser than our greatest power of 800μW. Monte Carlo examination was done to guarantee that it works legitimately and all FET's are in saturation.



Figure.4. Two Stage Fully Differential Telescopic OP-AMP Schematic.

Biasing Circuit: The bias network provides the bias voltages VBP1, VBP2, VBN1 and VBN2for the FinFET's in the op-amp. The bias network for the op-amp is shown in Fig. 5. A current of 20µA flows as the reference current for the network. Since the bias network is passive i.e. it doesn't come in the signal path, the current can be reduced without impacting the performance of the system.

Common Mode Feedback Circuit: Because of the befuddles in the PFET's and NFET's amid creation, it can't be ensured that they will have the same current driving limit despite the fact that they are measured according to the βratio. This can genuinely hamper the working of the operation amp. In order to adjust for this gadget confuse, a feedback component called the Common mode feedback is actualized. The Common mode feedback system is appeared in Fig. 6. The other CMFB system was additionally tried however fizzled in the corner examination. The present feedback circuit creates the VCM to expand output voltage taking so as to swing utilizing negative feedback the normal mode output voltage VINCM.

From the outputs of second stage VON&VOP, a resistive divider circuit is connected to deliver a CMFB information voltage VINCM. The R is be more noteworthy than the output Resistance at the output of second stage and C is kept at 1pF as appeared in Fig. 6.



Figure.5. Biasing Circuit Schematic.



Figure.6. CMFB Circuit and Resistor Divider circuit.

2. SIMULATION RESULTS

Now the setup for the Test Bench is shown in Fig. 7. VC& VREF of 750mV was given. CL of 100fF.Ri & Rf of 10KΩ.



Figure.7. Test Bench.

Gain and Phase Plot: The loop gain and phase plot of the OP-AMP is shown in the fig.8 A loop gain of 80 dB and phase Margin of 79 degree is obtained with a load cap CL = 100fF. The Unity Gain Band with of 600 MHz is attainable. The variation of PM and UGB with Load Capacitance is shown in fig. 9 The loop was broken between the output of the second stage and input of CMFB circuit in such a way that both the loops were broken.



Figure.8. Gain and Phase Plot.



Figure.9. PM and UGB Variation with CL.

RC – Compensation: Picking of the right resistor (RC) and capacitor (CC) for pay is an absolute necessity for the OP-AMP to meet our required increase and UGB recurrence. Here we are making prevailing post to make the framework stable and not to oscillate in different corners by embedding's a zero. The variety of PM and UGB as for RC and CC in Common Mode (CM) and Differential Mode (DM) is appeared in Fig 10 and Fig 11. They can be picked taking into account the necessity from the investigation appeared.

CMFB and Stability Analysis: By giving a stage information to the OP-AMP we can check the CMFB and Stability of the OP-AMP. Swing was not achievable in. A ± 25mV stage from Common Mode Voltage (VC) of 750mV is

given as info in Unity Gain Configuration with R_i & R_f of 10KΩ and the outputs V_{OP}& V_{ON} are plotted as appeared in Fig. 13.

The normal of the two differential output is additionally plotted to guarantee that the CMFB is working appropriately for our required VREF of 750 mV.

A large number rate of 129 mV/ns is seen with a postponement of 1ns as appeared in Fig. 14 we can watch over shoot because of unstablity of the OP-AMP shifting with burden top as appeared in fig.12



Figure.10. PM and UGB Variation with CC.



Figure.11.PM and UGB Variation with RC.



Figure.12. CMFB Check.



Figure.13. Stability Check.



Figure.14. Slew Rate.



Figure.15. PM Variation with temp in all corners.



Figure.16. UGB Variation with temp in all corners.

REFERENCES

Contreras E, Cerdeira A, Pavanello M.A, Simulation of Miller Op Ampanalog circuit with FinFET transistors, ICCDCS, 8th international caribbean conference, Playa del Carmen, 2012, 1-4.

Gopalakrishnan K, Sundar Raj M, Saravanan T, Multilevel inverter topologies for high-power applications, Middle - East Journal of Scientific Research, 20(12), 2014, 1950-1956.

Jasmin M, Vigneshwaran T, Beulah Hemalatha S, Design of power aware on chip embedded memory based FSM encoding in FPGA, International Journal of Applied Engineering Research, 10(2), 2015, 4487-4496.

Kanniga E, Selvaramarathnam K, Sundararajan M, Kandigital bike operating system, Middle - East Journal of Scientific Research, 20(6), 2014, 685-688.

Kanniga, E, Sundararajan, M, Modelling and characterization of DCO using pass transistors, Lecture Notes in Electrical Engineering, 86(1), 2011, 451-457.

Karthik B, Arulselvi, Noise removal using mixtures of projected gaussian scale mixtures, Middle - East Journal of Scientific Research, 20(12), 2014, 2335-2340.

Karthik B, Arulselvi, Selvaraj A, Test data compression architecture for low power vlsi testing, Middle - East Journal of Scientific Research, 20(12), 2014, 2331-2334.

Karthik B, Kiran Kumar T.V.U, Authentication verification and remote digital signing based on embedded arm (LPC2378) platform, Middle - East Journal of Scientific Research, 20(12), 2014, 2341-2345.

Karthik B, Kiran Kumar T.V.U, EMI developed test methodologies for short duration noises, Indian Journal of Science and Technology, 6(5), 2013, 4615-4619.

Karthik B, Kiran Kumar T.V.U, Vijayaragavan P, Bharath Kumaran E, Design of a digital PLL using 0.35Î¼m CMOS technology, Middle - East Journal of Scientific Research, 18(12), 2013, 1803-1806.

Pacha C, VonArnim K, Schulz T and WeizeXiong, Circuit design issues in multi-gate FET CMOS technologies, IEEE International Solid-State Circuits Conference, San Francisco, CA, 2006, 1656 – 1665.

Parvais B, Gustin C, De Heyn V, Loo J, Dehan M, Subramanian V, Suitability of FinFET technology for low-power mixed-signal applications, IEEE International Conference on Integrated Circuit Design and Technology, 2006, 1 – 4.

Philomina S, Karthik B, Wi-Fi energy meter implementation using embedded linux in ARM 9, Middle - East Journal of Scientific Research, 20(12), 2014, 2434-2438.

Razavi B, Design of Analog CMOS Integrated Circuits, Tata McGraw Hill, 2002.

Saravanan T, Sundar Raj M, Gopalakrishnan K, Comparative performance evaluation of some fuzzy and classical edge operators, Middle - East Journal of Scientific Research, 20(12), 2014, 2633-2633.

Saravanan T, Sundar Raj M, Gopalakrishnan K, SMES technology, SMES and facts system, applications, advantages and technical limitations, Middle - East Journal of Scientific Research, 20(11), 2014, 1353-1358.

Subramanian V, Parvais B, Borremans J, Mercha A, Planar Bulk MOSFETs Versus FinFETs, An Analog/RF Perspective, IEEE Transaction on Electron Devices, 53, 2006, 3071 – 3079.

Vijayaragavan S.P, Karthik B, Kiran Kumar T.V.U, A DFIG based wind generation system with unbalanced stator and grid condition, Middle - East Journal of Scientific Research, 20(8), 2014, 913-917.

Vijayaragavan S.P, Karthik, B, Kiran Kumar, T.V.U, Privacy conscious screening framework for frequently moving objects, Middle - East Journal of Scientific Research, v-20, i-8, pp-1000-1005, 2014.

Vijayaragavan S.P, Karthik B, Kiran Kumar T.V.U, Effective routing technique based on decision logic for open faults in fpgas interconnects, Middle - East Journal of Scientific Research, 20(7), 2014, 808-811.

Zhang M.M, Hurst P.J, Effect of Nonlinearity in the CMFB Circuit that Uses the Differential-Difference Amplifier, Proceeding of IEEE International Symposium on Circuits and Systems, Island of Kos, 4, 2006, 1393.